Freeform Search

	US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins				
Term:	L41 and (temperature)				
Display:	10 Documents in Display Format: -	Starting with Number 1			
Generate:	O Hit List O Hit Count O Side by Side O Search Clear Inte	Image			
Search History					

DATE: Thursday, March 30, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB = I	PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=ADJ		
<u>L42</u>	L41 and (temperature)	15	<u>L42</u>
<u>L41</u>	bias circuit adj l substrate	42	<u>L41</u>
<u>L40</u>	L39 and (temperature)	43	<u>L40</u>
<u>L39</u>	separate bias circuit	103	<u>L39</u>
<u>L38</u>	L37 and (temperature)	32	<u>L38</u>
<u>L37</u>	(bias) adj5 (detach\$4)	198	<u>L37</u>
<u>L36</u>	(bias circuit) adj5 (detach\$4)	1	<u>L36</u>
<u>L35</u>	bias circuit made separat\$3	0	<u>L35</u>
<u>L34</u>	(bias circuit) adj5 (separate chip)	0	<u>L34</u>
<u>L33</u>	(bias circuit) adj5 (substrate or chip or module or integrated circuit or printed circuit board or IC or spaced apart) and (temperature adj5 sensor)	31	<u>L33</u>
<u>L32</u>	(bias circuit) adj5 (substrate or chip or module or integrated circuit or printed circuit board or IC or spaced apart)	875	<u>L32</u>
<u>L31</u>	bias circuit adj5 substrate or spaced apart	734511	<u>L31</u>
<u>L30</u>	spaced adj5 bias circuit	5	<u>L30</u>

Freeform Search Page 2 of 2

7.00		•	T 00	
<u>L29</u>	bias circuit on substrate	0	<u>L29</u>	
<u>L28</u>	L27 and L1	15	<u>L28</u>	
<u>L27</u>	(bias\$3 adj5 substrate)	17309	<u>L27</u>	
DB=USPT; $PLUR=YES$; $OP=ADJ$				
<u>L26</u>	5066140.pn.	1	<u>L26</u>	
<u>L25</u>	4331888.pn.	1	<u>L25</u>	
<u>L24</u>	5213416.pn.	1	<u>L24</u>	
<u>L23</u>	5195827.pn.	1	<u>L23</u>	
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPÏ,TDBD; PLUR=YES; OP=ADJ				
<u>L22</u>	L1 and (reference diode)	21	<u>L22</u>	
DB=PGPB; PLUR=YES; OP=ADJ				
<u>L21</u>	20040233968 and (insulat\$3 or isolat\$3 or air)	0	<u>L21</u>	
<u>L20</u>	20040233968 and (82)	0	<u>L20</u>	
DB=	USPT; PLUR=YES; OP=ADJ			
<u>L19</u>	6991368.pn. and (battery)	0	<u>L19</u>	
<u>L18</u>	374/\$.ccls. and (Pompei)	167	<u>L18</u>	
DB=PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=ADJ				
<u>L17</u>	L1 and (multiplex\$3 two currents) or (switch\$3 two currents)	100	<u>L17</u>	
<u>L16</u>	L1 and (multiplex\$3 adj5 currents) or (switch\$3 adj5 currents)	201560	<u>L16</u>	
L15	L1 and (multiplex\$3 or switch\$3) same (time or time division)	3016	<u>L15</u>	
	USPT; PLUR=YES; OP=ADJ			
L14	L1 and (two current same sequen\$5)	3	<u>L14</u>	
<u>L13</u>	L1 and (current adj sequen\$5)	5	<u>L13</u>	
L12	L11 and (kunst)	4	<u>L12</u>	
L11	374/\$.ccls. and (verbitsky)	374	<u>L11</u>	
<u>L10</u>	6612738.pn.	1	<u>L10</u>	
<u>L9</u>	5982221.pn.	1	<u>L9</u>	
	PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=ADJ			
<u>L8</u>	chip adj5 temperature	14870	<u>L8</u>	
<u>L7</u>	on chip temperature	0	<u>L7</u>	
<u>L6</u>	L1 and (on chip temperature)	0	<u>L6</u>	
<u>L5</u>	L4 and (temperature or thermal)	187	<u>L5</u>	
<u>L4</u>	L3 and (first substrate or first integrated circuit or first chip or first IC)	546	<u></u> <u>L4</u>	
<u>L3</u>	327/\$.ccls.	108297	<u>L3</u>	
<u>L2</u>	L1 and (first substrate or first integrated circuit or first chip or first IC)	57	<u>L2</u>	
<u>L1</u>	374/\$.ccls.	29045	<u>L1</u>	
<u></u>	· · · · · · · · · · · · · · · · · · ·	· ·		

END OF SEARCH HISTORY